



The University of  
**Nottingham**

UNITED KINGDOM • CHINA • MALAYSIA

## **Deliverable A –**

**Review of published work and establishment of  
representative model and scenarios for DC fault  
studies**

**PhD student: Yixue Feng**

4173259

Supervisors: Prof Jon Clare

Prof Mark Johnson

Dr Ralph Feldman

## Contents

Introduction .....	2
Review of Published Work .....	3
Voltage Source Converter (VSC) topologies .....	3
Two level converter topology.....	3
Non-Modular Multilevel topologies .....	4
Modular multilevel converter (MMC) converter .....	6
Series Bridge Converter .....	8
Two level inverter with Multi-Level Series Active Filter.....	9
Alternate Arm Converter (AAC) .....	10
Establishment of Representative Model and Scenarios for DC fault studies .....	12
Converter layout .....	12
Asymmetric monopole.....	12
Symmetric monopole.....	13
Bipole .....	13
HVDC cable.....	14
Cable Modeling .....	17
PI section model.....	18
Bergeron Model .....	18
Frequency dependent model.....	19
Fault Scenarios .....	20
Dual pole faults .....	20
Single pole faults .....	21
Non-Zero impedance faults .....	21
Fault duration.....	21
Fault location.....	22
Conclusion.....	23
Reference .....	24

# Introduction

This document as part of *Top and Tail* work package 1.3.3 *Topology, modularity and contingency* provides an initial report into protection strategies for future multi-terminal HVDC grids. At the time of writing the technology underpinning these protection strategies can be defined into two types converter based and DC breaker based. This report focuses on converter based strategies, i.e. AC/DC converters that have inherent DC fault blocking capability and do not require an additional HVDC rated circuit breaker.

The report is broken up into two sections a review of published work, detailing proposed AC/DC converter topologies for HVDC grids. Each topology is briefly summarised providing a description of its merits with particular regard to fault tolerance. The second section looks at modelling of DC grids and possible fault scenarios.

# Review of Published Work

## Voltage Source Converter (VSC) topologies

This section contains a literature review of proposed VSC topologies for HVDC systems. Discussion is provided on the advantages and disadvantages of each topology for HVDC power transmission and the ability of each converter to withstand DC faults. Arguments are presented based on comparison of VSC topologies and not on the comparison with line commutated alternatives.

### Two level converter topology




Figure 1 : two level voltage source converter [1]

In Figure 1, a two level converter is shown; for HVDC applications a high number (greater than 100) of series connected IGBTs are required to be connected in series to achieve the necessary voltage rating. The advantage of the two-level VSC for HVDC power transmission is it is a relatively simple circuit to control with techniques well published in literature [2-9]. The disadvantages of this converter when used for this application arise from the requirement to use PWM to decouple the AC voltage

from the DC voltage magnitude [10, 11]. This requires that the series string of IGBTs are hard switched introducing additional switching loss as well as extra complexity required to dynamically share the device voltage during the switching event. The PWM switching pattern will also introduce harmonics to the output voltage; which require bulky passive filters to mitigate this to acceptable levels defined by the grid code [12, 13].

Further disadvantages include poor DC side fault performance; when the DC voltage is depressed, such that the AC/DC voltage ratio exceeds that of the over-modulation region permitted by tipplen harmonic injection, then the AC voltage causes the two-level converter to rectify into DC grid and the AC breaker must be opened. Additionally when the DC grid voltage is fully reversed the IGBT diodes will begin to conduct regardless of the state of the IGBTs and the AC side breaker [14, 15].

## Non-Modular Multilevel topologies





Figure 2 : a) three-level diode-clamped topology b) three-level floating capacitor topology [10]

In Figure 2 a), one phase of three-level diode-clamped converter is shown [16]. As a three-level inverter it has available voltage outputs of  $+V_{dc}$ , 0 and  $-V_{dc}$ . The advantages are relatively low switching loss and good basic AC waveform compared to the two level converter [10]. If the converter is extended to further levels additional clamping diode pairs need to be introduced as shown for the five level case in Figure 3a. The total number of diode pairs increases rapidly with the number of levels [17, 18]. For one phase of an N-level diode clamping inverter requires  $(N-1)$  capacitors,  $2(N-1)$  switches and  $(N-1)(N-2)$  clamping diode [18]. The non-modular


nature of the topology also means that the clamping diodes do not have a common voltage rating; i.e. some clamping diodes need to be rated for the full DC bus and others do not [19, 20]. Assuming series connected devices are used to achieve this voltage rating, it can be observed that for each extra level many more components are required. Additionally the split DC-Link capacitors introduces complexity in voltage balancing [20].

In Figure 2 b), one phase of three-level floating capacitor topology is showed. It is also called capacitor clamped and flying capacitor [21-23]. Instead of adding diode as in a), floating DC capacitor,  $C_f$ , are added. The advantages are low switching loss, good AC waveform compared to the two-level inverter. Similarly to the diode clamped-topology, when the number of levels is increased, the number of added capacitors increases rapidly, for one phase of N-level flying-capacitor converter,  $(N-1)(N-2)/2$  flying capacitors and  $(N-1)$  main dc bus capacitors are required [19]. This large number of capacitors also leads to a large footprint [10].

As with the two-level voltage source inverter a reversal of the DC bus causes the diodes in both the diode-clamped and floating capacitor topology to conduct, thus it is not suitable for use in multi-terminal HVDC systems relying on the converter to provide the fault blocking capability.



a



b

Figure 3 : (a) five-level Diode-Clamped Converter, (b) five-level floating capacitor converter

## Modular multilevel converter (MMC) converter

Modular multilevel converter was first proposed in 2003 [24]. The MMC converter shown in Figure 4 (half-bridge variant shown) is constructed from a number of series connected sub-modules [1, 25, 26]. The advantages of this topology include scalability, modularity, and low switching losses [27-29].

The modular nature of the converter means that the same building blocks can be used to expand the converter to higher voltages with more levels. This has benefits for commercialization such as reducing development costs and reduction in spares holding requirements [27, 30].

Each sub-module, used as a power electronics building block, includes a self-contained DC-Link which allows at least a two-level output and at the same time restricts the voltage seen across the semiconductors. The consequence of this is that the required high voltage rating can be achieved, while semiconductor voltage sharing issues are mitigated, switching losses are reduced. Additionally the high number of output levels means the converter is able to produce a cleaner output voltage reducing passive filter requirements [31-34].

The disadvantage, of what is essentially taking the bulk energy storage components

and distributing them in a smart way around the converter, is that additionally complexity is required in the way that energy is managed [35-42].





Figure 4 : One phase of MMC with half-bridge sub-module [24]

The MMC classically proposed is formed from half-bridge sub-module as shown in Figure 4. The half-bridge sub-module MMC suffers from poor fault performance for similar reasons to the two-level inverter; the IGBT anti parallel diode starts to conduct if the DC bus voltage is reversed. Additionally as each sub-module cannot produce a negative output, over-modulation is only possible via triple harmonic injection, as a consequence a DC voltage depression limits the output AC voltage such that converter will need to be disconnected via opening of the AC circuit breaker .



Full-Bridge Submodule

Clamp double submodule

Figure 5 : sub-module of Full-Bridge and Clamp-Double [25] [26]



Variants of the traditional MMC can be constructed using alternative sub-modules. Figure 5 shows proposed sub-module topologies [25]. The full-bridge sub-module is able to an output produce voltage of  $+V_c$ , 0 and  $-V_c$ . The ability to be able to produce a negative voltage means that converter is able operate up even during a full reversal of the DC bus voltage [26]. However, the use of additional semiconductors increases the losses. For Clamp-Double Sub-Module, it acts as two half-bridge sub-modules in normal condition. When the fault occurs, the IGBT T5 is able to cut off the fault current. Modular High Frequency is used for low power range.

## Series Bridge Converter




Figure 6: three phase hybrid VSC topology [43]

Figure 6 shows the VSC, referred to here as The Series Bridge Converter (SBC), first published in [43]. Each phase of the converter is constructed from an H-bridge in parallel with half-bridge sub-modules. The series-string of half-bridges are operated as to produce the rectified target AC voltage, this waveform is then “unfolded” using the H-Bridge valves which are soft switched at fundamental frequency. On the DC side, the three phases are connected in series such that rectified phase voltage sums. The addition of triplen harmonics can be used to decouple AC and DC side voltage to avoid PWM of the H-Bridge valve which sits in the main power path [43, 44]. The summation of the rectified sinusoids results in  $6n$  harmonics on the DC bus, further injection of triplen harmonics can be used to eliminate these harmonics [45]. This technique has been extended in [46] to produce a smooth DC output voltage.

The advantages of this topology are that the loss is very low, between 0.85 to 1.2% [44, 47], and reduced sub-module size and number.

The IGBT reverse blocking diodes in both the sub-modules and the H-Bridge mean DC-Link voltage reversal will result in the conduction of these devices. Additionally

the published triplen harmonic injection technique that allows decoupling of the AC and DC side magnitudes has a maximum range that would be exceeded in DC voltage depressions.

## Two level inverter with Multi-Level Series Active Filter




Figure 7 : Hybrid converter topology [48]

The topology depicted in Figure 7 : Hybrid converter topology [48] was first proposed for HVDC applications in [49] and further published in [48, 50].

The converter is operated by low frequency hard switching of the inverter IGBTs. The output is then actively filtered using full-bridge sub-modules [48, 50].

Advantages of this topology include, AC fault ride through, both symmetrical and asymmetrical ac faults [48, 50], it has been proposed in literature that a smaller size sub-module capacitance could be used than in the MMC [48].

The inclusion of AC full bridge sub-modules allow DC fault ride through of depressed DC bus voltages without conduction of the two level inverter anti-parallel diodes [48, 50]. In the case of negative DC voltages the inverter diodes still begin to conduct for the duration of the negative fault. However unlike a standard 2-level inverter the full bridge modules allow the AC network to be decouple from the DC fault.

## Alternate Arm Converter (AAC)




Figure 8 : Alternate-Arm Multilevel converter topology

The Alternate-Arm Multilevel converter (AAC) first proposed in [49] and more extensively published in [51-56], is depicted in Figure 8. In this hybrid topology, a series string of IGBTs are connected in series with a series string of full-bridges sub-module to form a converter arm. The addition of the series string of IGBTs, referred to as a director switch, enables the arm to be switched off for approximately half of a fundamental period. Doing so allows the positive and negative half cycles to be generated by upper and lower arm respectively, such that the arm available voltage requirement is approximately halved with respect to the MMC, thus the number of sub-modules required is reduced [53].

The action of switching each arm in and out at fundamental frequency has the effect of rectifying current into the DC-Link such that a DC filter is required to prevent un-wanted DC current harmonics [51, 53]. Additionally the circuit must be operated around a 'sweet spot' for optimal performance [53]. This sweet spot voltage requires the converter to over-modulate such that full-bridge sub-modules are required. The use of full-bridge sub-modules gives the circuit inherent DC fault blocking capability and allows it operate during DC faults [51].



# Establishment of Representative Model and Scenarios for DC fault studies

In this section physical properties of DC grids are considered such as converter arrangement and cable layout, this is conducted in order that the HVDC grids can be correctly modelled and additionally likely fault scenarios established.

## Converter layout

The arrangement of VSCs converters for HVDC power transmission can be classified into the following types, asymmetric monopole, symmetric monopole and bipole. Here a brief description of each type of system is presented.

### Asymmetric monopole

Asymmetric monopoles feature a single HVDC converter connected via a single conductor at the full HVDC voltage. A return path for the current is made via ground connection or a metallic return. The advantage of earth return is reduced cable investment cost and transmission loss compare to metallic return; however, continuous flow of current through earth is not always permitted in which case a metallic return must be provided [57].




Figure 9 a monopole HVDC grid with earth return [58]




Figure 10 a monopole HVDC Grid with metallic return [58]

## Symmetric monopole

Symmetric monopoles feature a single HVDC converter connected via two conductors. The converter is earthed such that there is equal potential between the upper and lower terminals and ground. In normal operation, no current flows through the earth [58].




Figure 11 Symmetrical monopole configuration [58]

## Bipole




Figure 12 a bipolar HVDC Grid with dedicated metallic return conductor [58]

A bipole consists of two HVDC converters connected in series with a ground connection in the middle. The DC-link is connected to a bi-pole grid via two conductors.

## HVDC cable

HVDC cables systems include three parts: cable, joint and end terminations. The joint is used to connect cables to reach the desired length. The end termination is used to reduce the electrical stress at the end of the cable to provide adequate electrical and mechanical properties [59]. Presently there are mainly two types of cable used for HVDC VSC systems: Mass-impregnated HVDC cables and Extruded HVDC Cable such as XLPE (self-contained fluid filled SCFF is also available, but not widely in use) [60, 61].

**Mass-impregnated (MI) cable** is also known as paper lapped cable. Figure 13 shows the structure of Mass-Impregnated cable. It uses the paper tapes as the insulation [59, 62]. Currently this type of cable is mostly used because they have been in service for 40 years and highly reliable. At present the rating is up to +/- 600kV and 1800 A DC [63]. The conductor size is typically up to  $2500\text{mm}^2$ .




Figure 13 the structure of Mass-impregnated (MI) cable [64]

**Extruded cable** is also known as polymeric cable. Figure 14 shows the structure of extruded cable. Extruded cables such as Cross-Linked Polyethylene (XLPE) cables are mainly used in Voltage Source Converters applications that allow the power flow to reverse without reversing the polarity [62, 65]. To date, this technology has been applied at voltages up to +/- 320 kV (in service with a power capacity of 800 MW) [66], and up to 525 kV, 2.6 GW extruded HVDC cable system has been developed


[67].



Figure 14 structure of extruded cable [64]

Where HVDC cables are buried underground the cables are buried usually 1-1.5 meter deep and 1 meter wide. As shown in Figure 15 [60].

There are several ways to install the HVDC cables. Typically, HVDC cables are buried underground 1-1.6 meter deep and 1 meter wide. As shown in Figure 15 upper: 1 Bipole HVDC system, 320kV, 1 GW lower: 2 Bipole HVDC system, 320kV, 2 GW [60] [60]








Figure 15 upper: 1 Bipole HVDC system, 320kV, 1 GW lower: 2 Bipole HVDC system, 320kV, 2 GW [60]

In submarine cable installations a distinction is made between shallow water cable lying (i.e. up to a maximum depth of 500m) and deep water cable lying (i.e. a depth from 500m up to 2.000m). For cable systems in shallow waters, burial is mandatory to protect the cable against the risk of damage from fishing gear and anchors [68-70]. The cable can be buried in bundle configuration (as shown in Figure 16) or individually. When buried individually, the distance between the cables will be at least the water depth (Figure 17). In deep water, the threat of anchors is no longer exist, so a burial operation can be omitted. The distance between the cables is usually as great as twice the sea depth. As shown in Figure 18. The purpose of the large distance is avoiding overlapping when recover the cable from damage [63, 68].




Figure 16 : two power and one optical cable in a bundle configuration (used in The Trans Bay San Francisco Interconnection)




Figure 17 submarine cable laying in shallow water [63]




Figure 18 Submarine cable laying in deep water [63]

## Cable Modeling

Here the published techniques of cable/line  
 There are already several overhead line or

## PI section model




Figure 19 : the configuration of PI model

PI section model represent the

The required number of sections for the distributed parameter model is a function of frequency of interest and cable length. An equation for calculating the required

**$f_{max} = N \cdot v / 8l_{total}$  (1) Error! Reference source not found..**

$$f_{max} = \frac{N \cdot v}{8l_{total}} \quad (1)$$

Where  $f_{max}$  is the approximation of the maximum frequency range represented by PI line model,  $N$  is the number of PI sections,  $v$  is the propagation speed,  $l_{total}$  is the length of the line.

The result of this relationship means that as the cable length increases, for a given frequency of interest, the required number of sections makes the model cumbersome. Additionally the insertion of discrete lumped components introduces extra resonant combinations between capacitors and inductors such that *false resonances* may be observed when using this model.

## Bergeron Model

The Bergeron model represents the line inductance and capacitance as distributed parameters while the cable resistance is represented as a lumped parameter [77]. It is accurate for a certain frequency since all calculated parameters are calculated at this specific frequency. The Bergeron model is roughly equal to PI model with infinite sections, thus when the transmission line is long enough (transport delay longer than simulation time step), the Bergeron model is preferable to the PI model [74].




Figure 20 distributed parameter line [78]

$$I_{sh} = \left(\frac{1+h}{2}\right) \left[ \frac{1}{Z} e_r(t-\tau) + h i_r(t-\tau) \right] + \left(\frac{1-h}{2}\right) \left[ \frac{1}{Z} e_s(t-\tau) + h i_s(t-\tau) \right]$$

$$I_{rh} = \left(\frac{1+h}{2}\right) \left[ \frac{1}{Z} e_s(t-\tau) + h i_s(t-\tau) \right] + \left(\frac{1-h}{2}\right) \left[ \frac{1}{Z} e_r(t-\tau) + h i_r(t-\tau) \right]$$

Where

$$Z = Z_c + R/4$$

$$\tau = l\sqrt{L'C'}$$

$$h = \frac{Z_c - R/4}{Z_c + R/4}$$

Where  $Z_c$  is the characteristic impedance,  $\tau$  is the transport delay,  $l$  is the line length [77-80].

## Frequency dependent model

A limitation of the Bergeron model is that the line parameters are not frequency dependent; thus, the skin effect cannot be included into the Bergeron mode. The frequency dependent model parameters are solved in frequency domain, they are then convolved into their equivalent time-domain characteristics. It represents  $R$ ,  $L$  and  $C$  as distributed parameters.

**Frequency dependent (phase) model** is based on the theory in [81, 82]. The propagation function matrix  $H$  and the characteristic admittance matrix  $Y_c$  are calculate in frequency domain, and then approximated and replaced by equivalent low order rational functions. It is the most accurate model [83]. The time domain implementation is shown in Figure 21.




Figure 21: Norton equivalent for transmission line model [82]

$$\begin{aligned}
 I_k(n) &= G \cdot V_k(n) - I_{his_k}(n) \\
 I_{kr}(n) &= I_k(n) - I_{ki}(n) \\
 I_{ki}(n+1) &= H * I_{mr}(n - \tau) \\
 I_{his_k}(n+1) &= Y'_c * V_k(n) - 2 \cdot I_{ki}(n+1)
 \end{aligned}$$

Where \* indicates a convolution integral

$H = e^{-\sqrt{ZY}l}$ , is the propagation function matrix

$Y_c = Z^{-1} \cdot \sqrt{ZY}$ , is the characteristic admittance matrix

## Fault Scenarios

Definitions of fault scenarios in DC grids are established in this section. Faults are divided into dual pole faults involving two conductors and single pole faults restricted to one conductor in the system.

### Dual pole faults

In HVDC systems where two conductors are used it possible that both conductors become faulted, this condition is referred to here as a *dual pole fault*. Below is a list of expected dual pole faults.

**Pole to Pole short** – This is the direct zero impedance connection of both positive and negative conductors to each other. Where armored cable has been used it is also likely any short of the conductors would also likely mean both poles are grounded.

**Pole to Pole non-zero impedance connection** - The connection of both positive and negative conductors to each other via some impedance.

Dual pole open Circuit - Both conductors in the system become open circuited. Again where armored cable is used, assuming a conductive object causes the fault, it is likely the cable would be short circuited first.

Asymmetric dual pole faults – In sub-marine cable installations it is unlikely that the dual pole faults would occur from a single event, thus it can be reasoned that the fault mechanism in each pole could be different. For convenience these are lumped together here under the term asymmetric dual pole faults; in these case the faults could be any of the single pole faults listed in the following section.

## **Single pole faults**

In HVDC systems where either a single conductor or two conductors are used the following fault scenarios are considered.

Single pole short to ground – A single conductor in the system is shorted to ground.

Single pole non-zero impedance connection to ground – A single conductor in the system is connected to ground via an impedance.

Single pole open circuit – In this scenario a single conductor in the system is open circuited. In the case of armored cable this would likely result in an initial short circuit.

## **Non-Zero impedance faults**

Non-zero impedance faults are caused by objects providing unwanted conduction paths in the system, such that a non-zero impedance is provided between conductors or to ground. In a AC system is possible that such a fault would cause a voltage depression of the system, in a HVDC grid any non

## **Fault duration**

In studying HVDC system faults the duration of the fault must also be considered; fault duration can be classified by its impact on each system.

Type 1 – Less than or a few fundamental periods. Faults that do not last long enough for a steady state to be reached in an electrical system.

Type 2 – Several electrical fundamental periods. Faults that are long enough for a

steady state to be reached in the electrical system but only cause thermal transients.

Type 3 – Temporary. Faults that are short enough that the system may be temporary overloaded if needed.

Type 4 – Semi-permanent. Faults that may last several days or even months. The system should be operated within the limits of the ratings.

## **Fault location**

Where the faults occur in the system must also be considered. At the extremes this could be at the station terminals or in the case of a point to point scheme in the middle of two stations.

# Conclusion

This report has provided a literature of proposed HVDC converter stations for future multi-terminal DC grids. Many converter topologies have been proposed in literature and it is evident that research is currently focused into Multi-Level VSC topologies. Of these topologies only the Two level inverter with Multi-Level Series Active Filter, fault blocking variants of the Modular Multi-Level Converter and the Alternate Arm Converter provide DC-fault blocking capability. The *Two level inverter with Multi-Level Series Active Filter* prevents DC faults propagating on to the AC network, but does not provide full DC-side fault blocking capability. The full-bridge Modular Multi-Level Converter and the Alternate Arm Converter provide full DC fault blocking capability.

A study of HVDC system components and layouts has shown the different possible arrangements for HVDC systems, the different types of cable used in HVDC systems and the different ways these can be modelled. This has allowed fault scenarios to be established and will allow a representative model of an HVDC system to be established.



# Reference

1. Allebrod, S., R. Hamerski, and R. Marquardt. *New transformerless, scalable Modular Multilevel Converters for HVDC-transmission*. in *Power Electronics Specialists Conference, 2008. PESC 2008. IEEE*. 2008.
2. Yazdani, A. and R. Iravani, *Voltage-Sourced Converters in Power Systems: Modeling, Control, and Applications*. 2010: Wiley.
3. Liying, W. and N. Ertugrul. *Selection of PI compensator parameters for VSC-HVDC system using decoupled control strategy*. in *Universities Power Engineering Conference (AUPEC), 2010 20th Australasian*. 2010.
4. Suul, J.A., et al. *Tuning of control loops for grid connected voltage source converters*. in *Power and Energy Conference, 2008. PCon 2008. IEEE 2nd International*. 2008.
5. Chengyong, Z., L. Xiangdong, and L. Guangkai. *Parameters Optimization of VSC-HVDC Control System Based on Simplex Algorithm*. in *Power Engineering Society General Meeting, 2007. IEEE*. 2007.
6. Bajracharya, C.M., Marta ; Suul, Jon Are ; Undeland, Tore M., *Understanding of tuning techniques of converter controllers for VSC-HVDC*. Proceedings of the Nordic Workshop on Power and Industrial Electronics (NORPIE/2008), 2008.
7. Du, C., *VSC-HVDC for industrial power systems*. 2007: Chalmers University of Technology.
8. Blasko, V. and V. Kaura, *A new mathematical model and control of a three-phase AC-DC voltage source converter*. Power Electronics, IEEE Transactions on, 1997. **12**(1): p. 116-123.
9. Teodorescu, R., et al., *Proportional-resonant controllers and filters for grid-connected voltage-source converters*. Electric Power Applications, IEE Proceedings -, 2006. **153**(5): p. 750-762.
10. Andersen, B.R., et al., *Topologies for VSC transmission*. Power Engineering Journal, 2002. **16**(3): p. 142-150.
11. Du, C., et al., *A New Control Strategy of a VSC-HVDC System for High-Quality Supply of Industrial Plants*. Power Delivery, IEEE Transactions on, 2007. **22**(4): p. 2386-2394.
12. Asplund, G. and K. Eriksson. *DC transmission based on voltage source converters*.
13. Jacobson, B., et al. *HVDC with voltage source converters and extruded cables for up to  $\pm 300$  kV and 1000 MW*. in *Cigre session*. 2006.
14. Jie, Y., et al. *Characteristics and Recovery Performance of VSC-HVDC DC Transmission Line Fault*. in *Power and Energy Engineering Conference (APPEEC), 2010 Asia-Pacific*. 2010.
15. Candelaria, J. and P. Jae-Do. *VSC-HVDC system protection: A review of current methods*. in *Power Systems Conference and Exposition (PSCE), 2011 IEEE/PES*. 2011.
16. Nabae, A., I. Takahashi, and H. Akagi, *A new neutral-point-clamped PWM inverter*. Industry Applications, IEEE Transactions on, 1981(5): p. 518-523.
17. Flourentzou, N., V.G. Agelidis, and G.D. Demetriades, *VSC-Based HVDC Power Transmission Systems: An Overview*. Power Electronics, IEEE Transactions on, 2009. **24**(3): p. 592-602.
18. Yuan, X. and I. Barbi, *Fundamentals of a new diode clamping multilevel inverter*. Power

- Electronics, IEEE Transactions on, 2000. **15**(4): p. 711-718.
19. Jih-Sheng, L. and P. Fang Zheng, *Multilevel converters-a new breed of power converters*. Industry Applications, IEEE Transactions on, 1996. **32**(3): p. 509-517.
  20. Newton, C. and M. Summer, *Multi-level convertors: a real solution to medium/high-voltage drives?* Power Engineering Journal, 1998. **12**(1): p. 21-26.
  21. Meynard, T.A. and H. Foch. *Multi-level conversion: high voltage choppers and voltage-source inverters*. in *Power Electronics Specialists Conference, 1992. PESC '92 Record., 23rd Annual IEEE*. 1992.
  22. Rodriguez, J., L. Jih-Sheng, and P. Fang Zheng, *Multilevel inverters: a survey of topologies, controls, and applications*. Industrial Electronics, IEEE Transactions on, 2002. **49**(4): p. 724-738.
  23. Rodriguez, J., et al., *Multilevel Voltage-Source-Converter Topologies for Industrial Medium-Voltage Drives*. Industrial Electronics, IEEE Transactions on, 2007. **54**(6): p. 2930-2945.
  24. Lesnicar, A. and R. Marquardt. *An innovative modular multilevel converter topology suitable for a wide power range*. in *Power Tech Conference Proceedings, 2003 IEEE Bologna*. 2003.
  25. Marquardt, R. *Modular Multilevel Converter: An universal concept for HVDC-Networks and extended DC-Bus-applications*. in *Power Electronics Conference (IPEC), 2010 International*. 2010.
  26. Marquardt, R. *Modular Multilevel Converter topologies with DC-Short circuit current limitation*. in *Power Electronics and ECCE Asia (ICPE & ECCE), 2011 IEEE 8th International Conference on*. 2011.
  27. Faruque, M.O., Z. Yuyan, and V. Dinavahi, *Detailed modeling of CIGRE HVDC benchmark system using PSCAD/EMTDC and PSB/SIMULINK*. Power Delivery, IEEE Transactions on, 2006. **21**(1): p. 378-387.
  28. Ilves, K., et al. *Circulating current control in modular multilevel converters with fundamental switching frequency*. in *Power Electronics and Motion Control Conference (IPEMC), 2012 7th International*. 2012.
  29. Qingrui, T., X. Zheng, and X. Lie, *Reduced Switching-Frequency Modulation and Circulating Current Suppression for Modular Multilevel Converters*. Power Delivery, IEEE Transactions on, 2011. **26**(3): p. 2009-2017.
  30. Konstantinou, G., et al., *Active Redundant Submodule Configuration in Modular Multilevel Converters*. Power Delivery, IEEE Transactions on, 2013. **28**(4): p. 2333-2341.
  31. Glinka, M. *Prototype of multiphase modular-multilevel-converter with 2 MW power rating and 17-level-output-voltage*. in *Power Electronics Specialists Conference, 2004. PESC 04. 2004 IEEE 35th Annual*. 2004.
  32. Yuebin, Z., et al., *A Prototype of Modular Multilevel Converters*. Power Electronics, IEEE Transactions on, 2014. **29**(7): p. 3267-3278.
  33. Jiangchao, Q. and M. Saeedifard, *Predictive Control of a Modular Multilevel Converter for a Back-to-Back HVDC System*. Power Delivery, IEEE Transactions on, 2012. **27**(3): p. 1538-1547.
  34. Soto-Sanchez, D. and T.C. Green. *Control of a modular multilevel converter-based HVDC transmission system*. in *Power Electronics and Applications (EPE 2011), Proceedings of the*

- 2011-14th European Conference on. 2011.
35. Bergna, G., et al., *An Energy-Based Controller for HVDC Modular Multilevel Converter in Decoupled Double Synchronous Reference Frame for Voltage Oscillation Reduction*. Industrial Electronics, IEEE Transactions on, 2013. **60**(6): p. 2360-2371.
  36. Adam, G.P., et al., *Modular multilevel inverter: Pulse width modulation and capacitor balancing technique*. Power Electronics, IET, 2010. **3**(5): p. 702-715.
  37. Gnanarathna, U.N., A.M. Gole, and R.P. Jayasinghe, *Efficient Modeling of Modular Multilevel HVDC Converters (MMC) on Electromagnetic Transient Simulation Programs*. Power Delivery, IEEE Transactions on, 2011. **26**(1): p. 316-324.
  38. Jianzhong, X., et al., *Accelerated Model of Modular Multilevel Converters in PSCAD/EMTDC*. Power Delivery, IEEE Transactions on, 2013. **28**(1): p. 129-136.
  39. Antonopoulos, A., L. Angquist, and H.P. Nee. *On dynamics and voltage control of the Modular Multilevel Converter*. in *Power Electronics and Applications, 2009. EPE '09. 13th European Conference on*. 2009.
  40. Sixing, D. and L. Jinjun, *A Study on DC Voltage Control for Chopper-Cell-Based Modular Multilevel Converters in D-STATCOM Application*. Power Delivery, IEEE Transactions on, 2013. **28**(4): p. 2030-2038.
  41. Saeedifard, M. and R. Iravani. *Dynamic performance of a modular multilevel back-to-back HVDC system*. in *Power and Energy Society General Meeting, 2011 IEEE*. 2011.
  42. Munch, P., et al. *Integrated current control, energy control and energy balancing of Modular Multilevel Converters*. in *IECON 2010 - 36th Annual Conference on IEEE Industrial Electronics Society*. 2010.
  43. Feldman, R., et al. *A hybrid voltage source converter arrangement for HVDC power transmission and reactive power compensation*. in *Power Electronics, Machines and Drives (PEMD 2010), 5th IET International Conference on*. 2010.
  44. Feldman, R., et al., *A Hybrid Modular Multilevel Voltage Source Converter for HVDC Power Transmission*. Industry Applications, IEEE Transactions on, 2013. **49**(4): p. 1577-1588.
  45. Tomasini, M., et al. *DC-Link voltage ripple minimization in a modular multilevel voltage source converter for HVDC power transmission*. in *Power Electronics and Applications (EPE 2011), Proceedings of the 2011-14th European Conference on*. 2011.
  46. Qin, J. and M. Saeedifard, *A Zero-Sequence Voltage Injection-Based Control Strategy for a Parallel Hybrid Modular Multilevel HVDC Converter System*. Power Delivery, IEEE Transactions on, 2014. **PP**(99): p. 1-1.
  47. Feldman, R., et al. *A low loss modular multilevel voltage source converter for HVDC power transmission and reactive power compensation*. in *AC and DC Power Transmission, 2010. ACDC. 9th IET International Conference on*. 2010.
  48. Adam, G.P., et al. *Network fault tolerant voltage-source-converters for high-voltage applications*. in *AC and DC Power Transmission, 2010. ACDC. 9th IET International Conference on*. 2010.
  49. Davidson, C.C. and D.R. Trainer. *Innovative concepts for hybrid multi-level converters for HVDC power transmission*. in *AC and DC Power Transmission, 2010. ACDC. 9th IET International Conference on*. 2010.

50. Adam, G.P., et al., *New breed of network fault-tolerant voltage-source-converter HVDC transmission system*. Power Systems, IEEE Transactions on, 2013. **28**(1): p. 335-346.
51. Merlin, M.M.C., et al. *A new hybrid multi-level Voltage-Source Converter with DC fault blocking capability*. in *AC and DC Power Transmission, 2010. ACDC. 9th IET International Conference on*. 2010.
52. Feldman, R., et al. *DC fault ride-through capability and statcom operation of a hybrid voltage source converter arrangement for HVDC power transmission and reactive power compensation*. in *Power Electronics, Machines and Drives (PEMD 2012), 6th IET International Conference on*. 2012.
53. Merlin, M.M.C., et al., *The Alternate Arm Converter: A New Hybrid Multilevel Converter With DC-Fault Blocking Capability*. Power Delivery, IEEE Transactions on, 2014. **29**(1): p. 310-317.
54. Farr, E.M., et al. *Alternate Arm Converter (AAC) operation under faulted AC-grid conditions*. in *Power Electronics, Machines and Drives (PEMD 2014), 7th IET International Conference on*. 2014.
55. Jun, W., et al. *State-space switching model of modular multilevel converters*. in *Control and Modeling for Power Electronics (COMPEL), 2013 IEEE 14th Workshop on*. 2013.
56. Farr, E., et al. *A sub-module capacitor voltage balancing scheme for the Alternate Arm Converter (AAC)*. in *Power Electronics and Applications (EPE), 2013 15th European Conference on*. 2013.
57. Cigré, W., B4. 52, "HVDC Grid Feasibility Study", (Cigré, Paris, 2013)  
2012.
58. CIGRE, *HVDC Grid Feasibility Study*. 2013.
59. Thue, W.A., *Electrical Power Cable Engineering*. 2003: Marcel Dekker.
60. Europacable, *An introduction to HVDC underground cable*. 2011.
61. Bartnikas, R. and K.D. Srivastava, *Power and Communication Cables: Theory and Applications*. 2003: Wiley.
62. Worzyk, T., *Submarine Power Cables: Design, Installation, Repair, Environmental Aspects*. 2009: Springer.
63. Europacable, *An introduction to HVDC subsea cable system*. 2012.
64. Prysmian, *Submarine Energy System*.
65. Mazzanti, G. and M. Marzotto, *Extruded Cables for High-Voltage Direct-Current Transmission: Advances in Research and Development*. 2013: Wiley.
66. ABB, *ABB achieves another HVDC technology milestone*. 2013.
67. ABB, *The new 525 kV extruded HVDC cable system*. 2014.
68. B1, C.i.d.g.r.é.C.d.é., *Third-party Damage to Underground and Submarine Cables*. 2009: CIGRÉ.
69. Nakamura, M., et al., *Reliability analysis of submarine power cables and determination of external mechanical protections*. Power Delivery, IEEE Transactions on, 1992. **7**(2): p. 895-902.
70. CIGRÉ, T., *Brochure# 379, "Update of service experience of HV underground and submarine cable systems"*. 2009.
71. Christopoulos, C., *The Transmission-Line Modeling Method: TLM*. 1995: Wiley.
72. Christopoulos, C., *The Transmission-line Modeling (TLM) Method in Electromagnetics*. 2006:

Morgan & Claypool Publishers.

73. Collier, R., *Transmission Lines: Equivalent Circuits, Electromagnetic Theory, and Photons*. 2013: Cambridge University Press.
74. Muller, C. and R. Jayasinghe, *PSCAD/EMTDC user's guide*. Manitoba HVDC Research Centre Inc, 2010.
75. Ramo, S., J.R. Whinnery, and T. Van Duzer, *Fields and waves in communication electronics*. 1965: J. Wiley.
76. Ulaby, F.T., E. Michielssen, and U. Ravaioli, *Fundamentals of Applied Electromagnetics*. 2010: Prentice Hall.
77. Dommel, H.W., *Digital Computer Solution of Electromagnetic Transients in Single-and Multiphase Networks*. Power Apparatus and Systems, IEEE Transactions on, 1969. **PAS-88**(4): p. 388-399.
78. Khatir, M., et al. *HVDC Transmission Line Models for Steady-State and Transients Analysis in SIMULINK Environment*. in *IEEE Industrial Electronics, IECON 2006 - 32nd Annual Conference on*. 2006.
79. Ibrahim, A., et al. *Transmission line model for large step size transient simulations*. in *Electrical and Computer Engineering, 1999 IEEE Canadian Conference on*. 1999.
80. Marti, J.R., L. Marti, and H.W. Dommel. *Transmission Line Models for Steady-State and Transients Analysis*. in *Athens Power Tech, 1993. APT 93. Proceedings. Joint International Power Conference*. 1993.
81. Morched, A., B. Gustavsen, and M. Tartibi, *A universal model for accurate calculation of electromagnetic transients on overhead lines and underground cables*. Power Delivery, IEEE Transactions on, 1999. **14**(3): p. 1032-1038.
82. B.Gustavsen, G.I., R. Mangelrad, D. Brandt, and K. Kent, *Transmission Line Models for the Simulation of Interaction Phenomena between Parallel AC and DC Overhead Lines*, in *IPST'99 International Conference on Power System Transients*. 1999: Budapest. p. 61-67.
83. Jin, Y., J. O'Reilly, and J.E. Fletcher. *An overview of DC cable modelling for fault analysis of VSC-HVDC transmission systems*. in *Universities Power Engineering Conference (AUPEC), 2010 20th Australasian*. 2010.